Desynchronization of a Processor
ثبت نشده
چکیده
-This paper presents the novel concept of desynchronization which deals with deriving an asynchronous circuit from an optimized synchronous circuit by replacing the clock distribution tree by a handshaking network. A new controller for implementing desynchronization is also proposed which achieves more concurrency. This concept is implemented on a MIPS processor and a comparison of the synchronous and the desynchronized version is also presented.
منابع مشابه
Desynchronization and Speedup in an Asynchronous Conservative Parallel Update Protocol
In a state-update protocol for a system of L asynchronous parallel processes that communicate only with nearest neighbors, global desynchronization in operation times can be deduced from kinetic roughening of the corresponding virtual-time horizon (VTH). The utilization of the parallel processing environment can be deduced by analyzing the microscopic structure of the VTH. In this chapter we gi...
متن کاملA note on the security of two improved RFID protocols
Recently, Baghery et al. [1, 2] presented some attacks on two RFID protocols, namely Yoon and Jung et al. protocols, and proposed the improved version of them. However, in this note, we show that the improved version of the Jung et al. protocol suffers from desynchronization attack and the improved version of the Yoon's protocol suffers from secret disclosure attack. The succe...
متن کاملControlling Populations of Neurons
It has been hypothesized that tremors associated with Parkinson's disease result from pathologically synchronized neural activity in the motor control region of the brain, and that deep brain stimulation (DBS) relieves the tremors by desynchronizing these neurons. With the goal of improving such treatment of Parkinson's disease, we have been using optimal control theory to develop DBS stimuli w...
متن کاملDesign and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007